The rapid growth of the hybrid electric vehicles (HEVs) 
I. INTRODUCTION
The application of high temperature electronics could be found among well logging, aerospace, nuclear and automotive industries. The high temperature electronics inside hybrid electric vehicles (HEVs) are normally placed under the hood, where the ambient temperature is around 150°C to 200°C [1] . This research presents a high temperature foldedcacode operational transconductance amplifier (OTA) for high-temperature applications such as hybrid electric vehicles.
SOI fabrication processes are more suitable for analog circuits operated at elevated temperature compared to bulk-CMOS fabrication processes thanks to the reduced junction leakage current. As shown in Fig 1, the bulk-CMOS analog ICs will suffer significant performance degradation at elevated temperatures due to the effect of leakage current [2] . In addition to the fabrication process technology, circuit design techniques need to be addressed for high temperature IC design. An important concept for maintaining the linearity of the circuit over temperature is to minimize the temperature coefficient of the biasing current. Stability and matching are also very crucial for amplifiers, voltage regulators, ADCs and oscillators operating at elevated temperature [3] . The goal of this research is to develop a low-power, high gain folded cascode operational transconductance amplifier for elevated temperature. This work utilizes high temperature analog IC design techniques and methodology to design an amplifier; in addition, a temperature stable current reference is utilized to bias this amplifier. [7, 8] . In [ tradeoff betwee n. Unfortunate not character well. BSIM3V nversion operat rs more accura ration [9] . The d in this work n coefficient m OTA. The fix can be defined ' 2 0 ( ) Several temperature stable current reference design topologies have been proposed and published. This work is targeted to reduce the use of off-chip components. High temperature off-chip passive components are more costly than typical passive components (< 125°C). In addition, the off-chip passive devices add parasitic capacitance to the circuit and require extra PCB real estate overhead.
SOI process technology minimizes the leakage current and extends the operating temperature beyond 125°C. Nevertheless, the circuit design techniques need to be chosen in order to minimize the temperature coefficient of the biasing current over the wide temperature range and reduce the complexity of the design approach.
This work includes a temperature stable current reference circuit (Fig 6) which uses a PTAT (proportional to absolute temperature) current and CTAT (complementary to absolute temperature) current [11] . The CTAT current can be obtained from a diode. The voltage variation with respect to temperature of a diode is about −1.2 mV/°C. Weighted summation of the PTAT current and CTAT current will generate a temperature stable current. Two separate supply voltages (5.6 V and 9 V) are connected to the input differential pair of the OTA and the current mirror load, respectively. Therefore, two separate temperature stable current reference circuits are required. The lower voltage current reference (I ref1 ) is designed to bias the input pair of the OTA. The effective temperature coefficient is expressed as
where N is the number of diode used in the PTAT leg and R 1 , R 2 represent the resistors in the PTAT and the CTAT legs, respectively. The ratio of the resistor R 2 /R 1 is defined as K. If the temperature coefficients of the resistors R 1 and R 2 are known theoretically by optimizing the ratio of K and N, the zero temperature coefficient temperature stable current reference is achieved.
The measured current variations of the lowvoltage current reference (I REF1 nominal 13 µA) and high voltage current reference is (I REF2 nominal 27 µA) is about 7% and 6% from 25°C to 175°C, respectively, shown in Fig 7. This current reference circuit has been tested up to 200°C; 25°C above the maximum temperature the fabrication process suggested (175°C).
The bandgap reference (BGR) circuit provides the reference voltage. The output reference voltage of BGR is expressed as:
Here, V BE is the base-emitter voltage of the bipolar, V T is thermal voltage, and K is the number of diodes in parallel; R 1 and R 2 are the resistors in the proportional to absolute temperature (PTAT) leg and the output reference voltage leg of the BGR circuit. The second term of V REF is used to cancel the negative temperature coefficient (TC) of the diodes. (1,600 µm × 1,200 µm); the core layout area of the amplifier is 0.16mm 2 (400 µm × 400 µm). To alleviate electron migration at high temperatures, metal interconnections were drawn 1.5X wider than the foundry's design rules required. Each individual sub block is surrounded by trench, and the chip was packaged in Kyocera DIP-40 ceramic package. 
V. CONCLUSIONS
A high-temperature folded cascade operational transconductance amplifier chip has been designed and fabricated. A detail description of the high temperature design techniques and the implementation of the high temperature/voltage folded cascade OTA in BCD-on-SOI process are presented in this paper. The amplifier consumes a total of 65 µA bias current at 175°C; the lower bias current can reduce the power dissipation at elevated temperature. In addition, a temperature stable current reference stabilizes the gain of the OTA across temperature.
This folded cascade amplifier is utilized as an error amplifier of a high temperature linear voltage regulator. The amplifier can also be utilized in other high temperature electronics (such as sensors, data converters, etc.) whereas a typical bulk-CMOS amplifier cannot provide the circuit performance as that achievable in SOI [12] beyond 125°C. 
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